

25A, 50V, Avalanche Rated N-Channel Enhancement-Mode Power MOSFET (MegaFET)

April 1995

Features

- 25A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- Temperature Compensating PSPICE Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- +175°C Operating Temperature

Description

The RFP25N05 N-channel power MOSFET is manufactured using the MegaFET process. This process which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. It was designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. This transistor can be operated directly from integrated circuits.


PACKAGE AVAILABILITY

PART NUMBER	PACKAGE	BRAND
RFP25N05	TO-220AB	RFP25N05


NOTE: When ordering use the entire part number.

Formerly developmental type TA09771.

Packaging



Symbol



Absolute Maximum Ratings $T_C = +25^\circ\text{C}$

	RFP25N05	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage	50	V
Gate-Source Voltage	± 20	V
Drain Current		
RMS Continuous	25	A
Pulsed Drain Current	Refer to Peak Current Curve	
Pulsed Avalanche Rating	Refer to UIS Curve	
Power Dissipation		
$T_C = +25^\circ\text{C}$	72	W
Derate above +25°C	0.48	W/°C
Operating and Storage Temperature	-55 to +175	°C
Soldering Temperature of Leads for 10s	260	°C

Specifications RFP25N05

Electrical Specifications $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25\text{mA}$, $V_{GS} = 0\text{V}$	50	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 0.25\text{mA}$	2	-	4	V		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 50\text{V}$, $V_{GS} = 0\text{V}$	$T_C = +25^\circ\text{C}$	-	-	1	μA	
			$T_C = +150^\circ\text{C}$	-	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	-	100	nA		
On Resistance	$r_{DS(ON)}$	$I_D = 25\text{A}$, $V_{GS} = 10\text{V}$	-	-	0.047	Ω		
Turn-On Time	t_{ON}	$V_{DD} = 25\text{V}$, $I_D = 12.5\text{A}$, $R_L = 2.0\Omega$, $V_{GS} = 10\text{V}$, $R_{GS} = 10\Omega$	-	-	60	ns		
Turn-On Delay Time	$t_{D(ON)}$		-	14	-	ns		
Rise Time	t_R		-	30	-	ns		
Turn-Off Delay Time	$t_{D(OFF)}$		-	45	-	ns		
Fall Time	t_F		-	22	-	ns		
Turn-Off Time	t_{OFF}		-	-	100	ns		
Total Gate Charge	$Q_{G(TOT)}$		$V_{GS} = 0\text{V to } 20\text{V}$	$V_{DD} = 40\text{V}$, $I_D = 25\text{A}$, $R_L = 1.6\Omega$	-	-	80	nC
Gate Charge at 10V	$Q_{G(10)}$		$V_{GS} = 0\text{V to } 10\text{V}$		-	-	45	nC
Threshold Gate Charge	$Q_{G(TH)}$	$V_{GS} = 0\text{V to } 2\text{V}$	-		-	3	nC	
Plateau Voltage	$V_{PLATEAU}$	$I_D = 25\text{A}$, $V_{DS} = 15\text{V}$	-	-	7.5	V		
Input Capacitance	C_{ISS}	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	-	1075	-	pF		
Output Capacitance	C_{OSS}		-	350	-	pF		
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF		
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	-	2.083	$^\circ\text{C/W}$		
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$		-	-	80	$^\circ\text{C/W}$		

Source-Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	$I_{SD} = 25\text{A}$	-	-	1.5	V
Reverse Recovery Time	t_{RR}	$I_{SD} = 25\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	125	ns

Typical Performance Curves




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. PEAK CURRENT CAPABILITY




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS

Typical Performance Curves (Continued)




FIGURE 7. NORMALIZED DRAIN-SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 9. NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED POWER DISSIPATION vs TEMPERATURE DERATING CURVE




FIGURE 11. TYPICAL CAPACITANCE vs VOLTAGE




FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260

Typical Performance Curves (Continued)




FIGURE 13. UNCLAMPED INDUCTIVE SWITCHING. REFER TO HARRIS APPLICATION NOTES AN9321 AND AN9322

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 17. RESISTIVE SWITCHING WAVEFORMS

RFP25N05

Temperature Compensated PSPICE Model for the RFP25N05

.SUBCKT RFP25N05 2 1 3; rev 8/19/94

CA 12 8 1.83e-9
 CB 15 14 1.98e-9
 CIN 6 8 9.7e-10

DBODY 7 5 DBDMOD
 DBREAK 5 11 DBKMOD
 DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 65.9
 EDS 14 8 5 8 1
 EGS 13 8 6 8 1
 ESG 6 10 6 8 1
 EVTO 20 6 18 8 1

IT 8 17 1

LDRAIN 2 5 1e-9
 LGATE 1 9 4.92e-9
 LSOURCE 3 7 4.5e-9

MOS1 16 6 8 8 MOSMOD M = 0.99
 MOS2 16 21 8 8 MOSMOD M = 0.01

RBREAK 17 18 RBKMOD 1
 RDRAIN 50 16 RDSMOD 1.1e-3
 RGATE 9 20 2.88
 RIN 6 8 1e9
 RSCL1 5 51 RSCLMOD 1e-6
 RSCL2 5 50 1e3
 RSOURCE 8 7 RDSMOD 20.3e-3
 RVTO 18 19 RVTOMOD 1

S1A 6 12 13 8 S1AMOD
 S1B 13 12 13 8 S1BMOD
 S2A 6 15 14 13 S2AMOD
 S2B 13 15 14 13 S2BMOD


VBAT 8 19 DC 1
 VTO 21 6 0.764

ESCL 51 50 VALUE = {(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)*1e6/108,6))}


.MODEL DBDMOD D (IS = 2.32e-13 RS = 5.72e-3 TRS1 = 2.56e-3 TRS2 = -5.13e-6 CJO = 1.18e-9 TT = 5.62e-8)
 .MODEL DBKMOD D (RS = 2.00e-1 TRS1 = 3.33e-4 TRS2 = 2.68e-6)
 .MODEL DPLCAPMOD D (CJO = 6.55e-10 IS = 1e-30 N = 10)
 .MODEL MOSMOD NMOS (VTO = 3.89 KP = 15.03 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
 .MODEL RBKMOD RES (TC1 = 1.04e-3 TC2 = -1.04e-6)
 .MODEL RDSMOD RES (TC1 = 5.85e-3 TC2 = 1.77e-5)
 .MODEL RSCLMOD RES (TC1 = 2.0e-3 TC2 = 1.5e-6)
 .MODEL RVTOMOD RES (TC1 = -5.35e-3 TC2 = -3.77e-6)
 .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.04 VOFF = -3.04)
 .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.04 VOFF = -5.04)
 .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.02 VOFF = 1.98)
 .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 1.98 VOFF = -3.02)

.ENDS

NOTE: For further discussion of the PSPICE model consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; written by William J. Hepp and C. Frank Wheatley.



Packaging



LEAD NO. 1 - GATE
 LEAD NO. 2 - DRAIN
 LEAD NO. 3 - SOURCE
 TERM. 4 - DRAIN
 MOUNTING FLANGE

TO-220AB
3 LEAD JEDEC TO-220AB PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b ₁	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D ₁	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E ₁	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
e ₁	0.200 BSC		5.08 BSC		5
H ₁	0.235	0.255	5.97	6.47	-
J ₁	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L ₁	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L₁.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 1-93.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

UNITED STATES

Harris Semiconductor
 P. O. Box 883, Mail Stop 53-210
 Melbourne, FL 32902
 TEL: 1-800-442-7747
 (407) 729-4984
 FAX: (407) 729-5321

EUROPE

Harris Semiconductor
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2-724-2111

ASIA

Harris Semiconductor PTE Ltd.
 No. 1 Tannery Road
 Cencon 1, #09-01
 Singapore 1334
 TEL: (65) 748-4200
 FAX: (65) 748-0400

